	國	立	清	華	大	ŝ	學	命	題	紙	
	95 學年度	電機	領域聯合	招生	_系(所)	组碩士班入學考試					
科目_	計算機	系統	科	目代碼_	<u>9911</u> 共	3	_頁第_	頁	*請在【	答案卷卡)	內作答
(1)	 (1) (a) (5%) Can you come up with a MIPS instruction that behaves like a NOP? The instruction is executed by the pipeline but does not change any state. (b) (5%) In a MIPS computer, a main program can use "<i>jal procedureaddress</i>" to make a procedure call and the callee can use "<i>jr Sra</i>" to return to the main program. What is saved in register <i>Sra</i> during this process? (c) (5%) Name and explain the three principle components that can be combined to yield runtime. 										
(2)	 (2) (a) (5%) Briefly explain the purpose of having a write buffer in the design of a write-through cache. (b) (5%) Large cache block tends to decrease cache miss rate due to better spatial locality. However, it has been observed that too large a cache block actually increases miss rate, especially in a very small cache. Why? 										
(3)	 (3) (a) (5%) Dynamic branch prediction is often used in today's machine. Consider a loop branch that branches nine times in a row, and then is not taken once. What is the prediction accuracy for this branch, assuming a simple 1-bit prediction scheme is used and the prediction bit for this branch remains in the prediction buffer? Briefly explain your result. (b) (5%) What is the prediction accuracy if a 2-bit prediction scheme is used? Again briefly explain your result. 										
(4)	(15%) Answ (a) (5%) In correspondi problem mo (b) (5%) Co addition to consider the (c) (5%) W machine in	wer the fo a pipelin ing to an ore or les onsider th setting u e executi hat is x i a single	ollowing o hed CPU o <i>if-statemo</i> as. he possibl p the two on of a ju f the max program i	question design, v ent in a le action input of imp inst imum n is expres	ns briefly. what kind of C program as in the <i>ln</i> . perands of ruction) umber of r ssed as 2 ^x of	of pro ? Nat struct ALU nemo ? (No	blem m me one <i>ion Dec</i> . what i ry word te: MIP	nay occur possible <i>code</i> stag is the oth ds you ca S uses a	as it exects scheme to scheme to e of a pipe er possible n use in a byte addre	eutes instru o get aroun elined CPU e action? (1 32-bit MII essing sche	ections d this J. In Hint: PS eme.)
(5)) (10%) Con multiplicar the left hal in blanks A	sider the nd registe f. The fir and B.	following er is initia nal result i	g flow c lized wi is to be	hart of a se th the 32-b placed in a	equen oit ori <i>proa</i>	tial mu ginal m <i>uct</i> reg	ltiplier. V Iultiplican ister. Fill	Ve assume nd in the r in the mis	that the 64 ight half an ssing descr	4-bit nd 0 in iptions



(6) (10%) Schedule the following instruction segment into a superscaler pipeline for MIPS. Assume that the pipeline can execute one ALU or branch instruction and one data transfer instruction concurrently. For the best, the instruction segment can be executed in four clock cycles. Fill in the instruction identifiers into the table. Note that data dependency should be taken into account.

	(Instruction)					
Loop:	lw	\$t0.0(\$s1)				
	addu	\$t0. \$t0, \$s2				
	SW	\$t0,0(\$s1)				
	addi	\$s1,\$s1,-4				
	bne	\$s1, \$zero, Loop				
	Loop:	(Inst Loop: Iw addu sw addi bne				

Clock Cycle	ALU or branch instruction	Data transfer instruction
1		
2		
3		
4		

	威	立	清	華	大	學	命	題	紙
	95 學年度	電楼	後領域聯合	招生	系(所)_		組碩	主班入學	基考試
科目	計算機	系統	科目	目代碼_(911_ 共_	う 頁第	3 頁	*請在【名	答案卷卡】內作答

- (7) (10%) Suppose a computer's address size is k bits (using byte addressing), the cache size is S bytes, the block size is B bytes, and the cache is A-way set-associative. Assume that B is a power of two, so $B = 2^{b}$. Figure out what the following quantities are in terms of S, B, A, b and k:
 - (a) (3%) the number of sets in the cache
 - (b) (3%) the number of index bits in the address
 - (c) (4%) the number of bits needed to implement the cache
- (8) (8%) To compare the maximum bandwidth for a synchronous and an asynchronous bus, assume that the synchronous bus has a clock cycle of 50 ns, and each bus transmission takes 1 clock cycle. The asynchronous bus requires 40 ns per handshake and the asynchronous handshaking protocol consists of seven steps to read a word from memory and receive it in an I/O device as shown below. The data portion of both buses is 32 bits wide. Find the bandwidth for each bus in MB/sec when performing one-word reads from a 200-ns memory.



(9) (12%) Bus arbitration is needed in deciding which bus master gets to use the bus next in a computer system. There are a wide variety of schemes for bus arbitration; these may involve special hardware or extremely sophisticated bus protocols. In a bus arbitration scheme, a device (or the processor) wanting to use the bus signals a bus request and is later granted the bus. After a grant, the device can use the bus, later signaling to the arbitrer that the bus is no longer required. The arbiter can then grant the bus to another device. Most multiple-master buses have a set of bus lines for performing bus requests and grants. A bus release line is also needed if each device does not have its own request line. Sometimes the signals used for bus arbitration have physically separate lines, while in other systems the data lines of the bus are used for this function. Arbitration schemes usually try to balance two factors in choosing which device to grant the bus, namely, the priority and the fairness. In general, bus arbitration schemes can be divided into four broad classes. What are those four classes? Briefly explain those four classes of bus arbitration schemes.